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Abstract — The paper reviews the problems related to BOX
high-temperature instability in SOI structures and MOSFETs.
The methods of bias-temperature research applied to SOI
structures and SOI MOSFETs are analysed and the results of
combined electrical studies of ZMR, and SIMOX SOI struc-
tures are presented. The studies are focused mainly on elec-
trical discharging processes in the BOX at high temperature
and its link with new instability phenomena such as high-
temperature kink effects in SOI MOSFETs.
Keywords — SOI, MOSFET, high-temperature instability,
ZMR, SIMOX.
1. Introduction
Devices fabricated on silicon-on-insulator (SOI) structures
are very promising for high-temperature microelectronics
[1]. Consequently, the high-temperature stability of SOI
structures is the necessary condition for proper device op-
eration. From this point of view, the main weakness of
SOI structures is thick buried oxide (BOX), which can ef-
fectively accumulate a positive and a negative charge dur-
ing the application of sufficiently low electric fields to SOI
structures [2, 3].
Thus, the paper is devoted to review high-temperature in-
stability phenomena in SOI structures and devices espe-
cially with respect to bias-temperature (BT) processes in
the BOX.
2. Methods for electrical
characterization of high-temperature
instability processes
2.1. Capacitance-voltage method for SOI structures
The most widely used method to study the BT instability
is the analysis of capacitance-voltage (C-V) curves. In this
method measurements are performed at room temperature
before and after application of the bias to the gate of SOI
structure at high temperature. For SOI structures the C-V
method is very useful, since it permits the potentials at
BOX/substrate and at BOX/film interfaces (Fig. 1a) and,
consequently, the total net charge, Qtn, in the BOX and its
centroid, X0, to be determined. As it was proposed in [4, 5]
Qtn = Q f +Qsub =
Cd

V fFB V
sub
FB

qS
; (1)
X0 =
Z d
0
r (x)xdx
Z d
0
r (x)xdx
=

V fFB

d
V fFB V
sub
FB
; (2)
where V fFB, V
sub
FB are flat-band voltages related to the
film/BOX and the substrate/BOX interfaces, respectively,
r (x) is the charge distribution in the BOX, d is the BOX
thickness, Cd is the buried insulator capacitance. The cen-
troid is determined with respect to the BOX/substrate in-
terface (Fig. 1b).
Fig. 1. A schematic diagram of a SOI capacitor (a) and low-
frequency C-V characteristics before (bold line) and after (dotted
line) BT stress (b).
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The amount of the mobile charge related to the BOX/film
interface, D Q fm, and to the BOX/substrate interface, D Qsubm ,
after BT stress can be calculated as
D Q fm =
Cd

V fFB1 V
f
FB0

qS
=
Cd D V
f
FB
qS
(3)
and
D Qsubm =
Cd D V
sub
FB
qS
; (4)
where VFB1, VFB0 are flat-band voltages after and before
BT stress, respectively (see Fig. 1a). Thus, the change of
the charge in the BOX is
D Qtr = D Q fm  D Qsubm : (5)
If D Qtr = 0, we can consider the BOX/semiconductor inter-
faces as electrically blocking ones, if D Qtr 6= 0, interfaces
are electrically unblocking.
2.2. Thermally stimulated polarization/depolarization
currents
Thermally stimulated polarization/depolarization (TSP/
TSD) current method is used to investigate the charge trans-
fer processes in a dielectric during linear heating of the
structure, holding a fixed voltage across the capacitors and
measuring the resulting current (Fig. 2).
It has been shown that charge moving in the outer cir-
cuit during the polarization or depolarization processes,
Fig. 2. Schematic time diagrams of temperature (a) and applied
voltage (b), and TSP/TSD current (c).
QT SP=TSD, is equal to the mirror charge at the blocking
electrode [6]. Therefore:
QT SP=T SD =
1
b S
Z T
T0
I(T )dT = D Q fm ; (6)
if the BOX/film interface is blocking, or
QTSP=T SD = D Qsubm (7)
if the BOX/substrate interface is blocking, where b is the
heating rate.
Thus, the comparison of C-V with TSP/TSD data allows
to identify the electrically blocking interfaces and to deter-
mine the degree of blocking.
In addition, the TSP/TSD method gives the possibility
of determination the activation energies of the polariza-
tion/depolarization processes and the frequency factor or
capture cross section for traps involved in the processes
(see, for instance [7]). In the case of energy distributed
traps the fractional thermally cleaning method can be used
in order to calculate the trap parameters [8].
Fig. 3. A schematic diagram of a SOI MOSFET (a) and the ap-
plied voltage at the back-gate (b) for BT instability measurements
using the drain-gate characteristic technique.
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2.3. Source-drain current – gate voltage characteristics
of MOSFETs
Source-drain current Isd – gate voltage Vg, characteristics at
high temperature enable the polarization parameters to be
determined and the operation stability of the devices to be
analysed. Measurement of the source-drain current, Isd , in
the back channel SOI MOSFET at high temperature, after
holding the back-gate voltage positive or negative (Fig. 3),
permits the change in the charge in the BOX layer relative
to the BOX/film interface to be determined:
D Q fm =Cd
Vth1 Vth2
qS
=
Cd D Vth
qS
; (8)
where Vth1, Vth2 are back-channel threshold voltages after
negative and positive applied voltage to the back-gate, re-
spectively.
Investigation of the threshold voltage shift as a function of
temperature and hold time permits all main parameters of
high temperature instability processes to be calculated.
2.4. Source-drain current relaxation
If at high temperature the polarity of the back-gate voltage
is reversed and, as result, relaxation of the source-drain
current occurs it is possible to determine the relaxation time
of the processes, that links with the relaxation time of the
charge changing in the BOX. This phenomenon is depicted
Fig. 4. A schematic diagram for (a) back-gate voltage switching
and (b) measurement of the relaxation current.
schematically in Fig. 4. Indeed, as it was shown in [9] in the
linear regime of the inversion mode (IM) SOI n-MOSFET
operation, the source-drain current can be given by
Isd(t;T ) =

W
L

m e Cd
h
Vbg V

thb+QBOX (t;T )=Cd
i
Vsd ;
(9)
where W , L are the width and the length of the channel,
m e is the electron mobility in the inversion channel, Vbg is
the back-gate voltage, V thb is constant with weak temper-
ature dependence, QBOX is the total buried oxide charge,
Vsd is source-drain voltage. That is, the source-drain cur-
rent relaxation is directly linked with buried oxide charge
changing.
If the BOX charge depends on the time and temperature as:
QBOX(t;T ) = QBOX(t = 0)exp

 
t
t (T )

(10)
the relaxation time, t (T ), can be calculated from slope
angle tangent of the following dependence:
ln
Isd(t)  Isd(¥ )
Isd(0)  Isd(¥ )
= 
t
t
; (11)
where Isd(0) and Isd( ¥ ) are the source-drain current at first
and at final moment, respectively.
The measurement of source-drain current relaxation at dif-
ferent temperature allows the activation energy of the in-
stability processes to be determined.
Thus, a combination of the C-V and the TSP/TSD cur-
rent methods with Isd-Vbg characteristics of MOSFETs fab-
ricated on the same SOI wafer opens a wide range of pos-
sibilities for the study of high-temperature instability pro-
cesses in the BOX.
3. High-temperature instability
in buried oxide of SOI structures
3.1. Structure fabricated by zone-melting
recrystallization technique
The SOI structures used in this study have been fabricated
by the laser zone-melting recrystallization (LZMR) tech-
nique [10]. A linear melted zone was formed by a high-
power CW YAG:Nd laser. A circular laser beam was trans-
formed into a linear spot with thickness of 0.1 mm using
special cylindrical lenses. In order to provide a low thermal
gradient regime the wafer was heated up to 1300ÆC from
the back side by a set of halogen lamps. Recrystallized
structure was composed of a 400 nm thick poly-Si film
deposited on silicon wafer thermally oxidized at high pres-
sure (dBOX = 360 nm) and covered by a SiO2 cap layer to
prevent agglomeration of the molten zone. SOI capacitors
(Al-Si-SiO2-Si-Al) were fabricated by LOCOS technique
after recrystallization of polysilicon film.
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Measurements of the C-V characteristics of LZMR
SOI capacitors before and after TSP and TSD pro-
cesses up to 400ÆC has led to the conclusion that the
BOX/semiconductor interfaces in this material are almost
blocking (Table 1) [11]. Bias application to the SOI struc-
ture at high temperature leads to charge movement from
one interface to the other. During this movement only 10%
of the charge is lost. Comparison of the total net charge in
the BOX, obtained by C-V method, with moving charge in
the BOX, obtained by TSP/TSD current method, helps us
to conclude that almost all of the positive charge, which is
trapped in the BOX, participated in the observed movement
of charge.
Table 1
Total, Qtn and mobile charges, QT SP and QT SD, and
charge centroid in buried SiO2 in ZMR SOI structures
Qtn [cm 2] (C-V) X0 [A˚] (C-V) QT SP QT SD
initial after TSP after TSD initial after TSP after TSD [cm 2] [cm 2]
1  1012 8:3  1011 9:4  1011 1070 1900 380 5  1011 7  1011
Fig. 5. TSP/TSD current spectra measured in ZMR mesa struc-
tures ( b = 0:3ÆC/s).
Investigation of thermal polarization/depolarization pro-
cesses (Fig. 5) [11] makes it possible to suggest that a small
low-temperature current peak (located in temperature range
from 50 to 100ÆC) with activation energy ranging from
0.75 to 0.9 eV can be related to Na+ ions whilst the high-
temperature current peak, located in the temperature range
from 200 to 400ÆC with the activation energy from 1.2 to
1.7 eV is due to the movement of K+ ions or to strongly
bonded hydrogen.
3.2. SOI structures fabricated by single implanted
SIMOX technique
The SOI structure used in this study has been fabricated by
the standard single implanted SIMOX technique. The im-
planted dose was 1:8 1018 O+/cm2, the energy of implan-
tation was 200 keV, and the temperature of implantation
was 600ÆC. Post-implantation annealing was performed at
1320ÆC in Ar + 2% O2 for 6 hours. After wafer processing
the thickness of the BOX was 360 nm.
Investigation of the high-temperature stability of the charge
in the BOX layer in SIMOX SOI structures using C-V and
TSP/TSD current methods has shown [12] considerable dis-
tinction of this material from LZMR SOI one.
It should be noted that at first measurement of TSP and
TSD processes there is a significant difference between
the values of the polarization and depolarization current in
SIMOX samples which is greater than a factor of 5 (Fig. 6).
Next, the current peaks are completely asymmetric, from
which it is concluded that different processes are involved
during polarization and depolarization. In addition, after
thermal polarization when a negative voltage is applied to
the substrate a positive charge buildup in the BOX is ob-
served; whilst a positive voltage applied to the substrate
leads to negative charge accumulation, which compensates
the positive charge in the BOX. In each case a considerable
variation in the charge close to the BOX/substrate interface
is observed whilst a very small charge change occurs near
the BOX/silicon film interface (Table 2).
Fig. 6. The TSP/TSD current spectra measured in SIMOX mesa
structures.
The important point is similar changing of total charge in
the BOX obtained from C-V ( D Qsubm , D Q fm) and TSP (QTSP)
measurements at polarization up to 250ÆC, that can be con-
sidered as the BOX/semiconductor interfaces in SIMOX
structure are almost electrically blocking in this temper-
ature range. After thermal polarization up to 400ÆC the
charge measured from TSP current is considerably higher
than the transported charge determined from C-V measure-
ments. This may be an evidence of electrical unblocking
properties of the BOX/semiconductor interfaces in SIMOX
structures at temperatures ranging from 250 to 400ÆC.
The activation energy of the main polarization process (ob-
served at a negative bias applied to the substrate), deter-
mined by the fractional thermal cleaning method, is 1.2 eV.
Charge movement during this polarization process at first
measurement may reach the value of 1:1  1012 cm 2 (see
Table 2). In the case of depolarization at zero applied volt-
age we observed two small current peaks from which the
activation energy can be only roughly estimated.
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Table 2
The charges, obtained from C-V characteristics and from TSP current technique (QTSP)
and charge centroid for SIMOX structures
Parameters
Kind of D Qsub D Q f D Qtn X0 QT SP D Qsm D Q fm D Qtr
treatment [cm 2] [cm 2] [cm 2] [A˚] [cm 2] [cm 2] [cm 2] [cm 2]
Initial  3 1010 6:8 1011 6:5 1011 3600
Polarization 1:4 1011 6:2 1011 7:6 1011 2680 1:8 1011 1:7 1011  5:8 1010 1:1 1011
(250ÆC)
Polarization 9 1010 7:4 1011 8:3 1011 3270 1:1 1012 1:2 1011 6 1010 1:8 1011
(400ÆC)
We think that the thermal polarization process at neg-
ative voltage applied to the substrate of SOI structure
is associated with electron emission from traps located
near the BOX/substrate interface. The capture cross sec-
tion for these traps determined from TSP current peak is
8 10 18 cm 2. It should be noted that the flat-band volt-
age at the BOX/substrate interface is about zero, which is
attributed to the complete compensation of the electrical
charge located near this interface.
4. High-temperature instability
of SOI MOSFETs
4.1. High-temperature kink-effect of back-channel
SOI n-MOSFETs
The processes of charging and discharging in the BOX
at high temperature can lead to some unusual effects in
the MOSFETs. In the paper [3] a new high-temperature
effect in the SIMOX SOI n-MOSFET named the high-
temperature back-channel kink-effect has been described.
This effect appears in fully depleted (FD) inversion mode
(IM) n-MOSFETs, fabricated on single implanted SIMOX
SOI wafer, when a negative voltage is applied to the sub-
strate at a temperature above 200ÆC and thereafter the back-
gate (substrate) voltage, Vbg, is rapidly swept to a posi-
tive value. Under these conditions and with a bias at back
gate about zero it was observed that a jump occurs in the
source-drain current (Fig. 7). This current jump increases
with increasing temperature and hold time of negative volt-
age applied to the substrate prior to the back-gate voltage
sweeping and tends to saturation for high-temperature mea-
surements and for long hold times (Fig. 8a).
The current jump cannot be related to the floating-body ef-
fects in the SOI MOSFET because the drain voltage is low
during the measurements (0.1 V) and the measurements are
performed at high temperature, when the floating body ef-
fects have to be suppressed [13, 14]. In order to check that
special experiments on the SOI MOSFETs with contact to
silicon film have been performed. The source-drain current
jump near zero back-gate voltage have been observed be-
Fig. 7. Drain current versus back-gate voltage for different sweep
rates: initial characteristic (sweep rate is 50 V/s) (1); the char-
acteristics measured after keeping back gate at  30 V during
150 s and when a sweep rate equals to 1.7 V/s (2), 5 V/s (3) and
50 V/s (4).
ginning from 200ÆC and have not disappeared when silicon
film was grounded. Thus, it is believed that charging and
discharging processes in the BOX of the SOI structure are
responsible for the observed phenomenon [15, 16].
The drain-current jump has been explained by the follow-
ing processes taking place in the BOX of the SOI MOS-
FET. Firstly, when negative voltage is applied to the sub-
strate at high temperature, a positive charge is accumulated
in the BOX. Since this positive charge does not result in
an increase of the channel current in the MOSFET, it has
been concluded that this positive charge is compensated
by a negative electron charge easily injected from the sub-
strate (Fig. 8b). Accumulation of the positive charge has
been suggested to be associated with electron extraction
from traps located near the BOX/substrate interface. Sec-
ondly, when the back-gate voltage approaches to zero, the
electrons, located in the vicinity of the BOX/substrate inter-
face, recombine with the thermally generated holes in this
region and cannot further compensate the positive charge
in the BOX (Fig. 8c). Thus, a sharp increase of the drain
current is observed. Thirdly, when a positive voltage is
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Fig. 8. Drain current versus substrate voltage for different hold
times at  15 V (arrow signifies the direction of current relaxation)
(a), schematic illustration of the positive charge accumulation in
the BOX at Vbg < 0 V (b), electron recombination at Vbg = 0 V
(c) and the neutralization of the positive charge at Vbg > 0 V (d).
applied to the substrate, the positively charged traps in the
BOX are compensated by electrons injected from the chan-
nel of the MOSFET (Fig. 8d). In this case a change in the
slope of the Isd-Vbg – characteristic in dependence of the
back-gate voltage sweep rate (Fig. 7) and of the magnitude
of the current jump (that is the value of a positive charge
accumulated in the BOX) (Fig. 8a) has to be observed.
Using the above considered model and studying the pro-
cesses of positive charge accumulation (charging) and re-
laxation (discharging) in the BOX, the parameters of traps
associated with these processes have been estimated.
4.2. BOX trap parameters extraction from high-tempera-
ture kink-effect of back-channel SOI n-MOSFET
It was shown [15], that the positive charge accumulation in
the BOX can be investigated by measuring the magnitude
of a drain current jump at different temperatures and hold
times of a negative voltage applied to the substrate.
In order to estimate the threshold voltage in the presence of
a high-temperature kink effect while taking into account the
discharging effect it was suggested to draw the line parallel
to the initial Isd-Vbg – characteristic and passing through the
point of the measurement characteristic where the jump is
observed (Fig. 8a). The intersection of this line with the
voltage axis gives the desired threshold voltage [15]. Using
this method the values of positive charge accumulated in the
BOX at different temperatures have been obtained (Fig. 9).
From these dependences the maximum accumulated pos-
itive charge, QBOXm, activation energy of the process of
Fig. 9. Theoretical and experimental dependences of positive
accumulated charge in the BOX on time at different temperatures.
electrons escaping from the trap, Ea, and capture cross sec-
tion of the traps at room temperature, St , have been deter-
mined. It was found that QBOXm equals to 2:5 1012 cm 2,
Ea is 1.1 0:1 eV and St is 2  10 17 cm2. These val-
ues are very similar to those obtained from TSP/TSD cur-
rent measurements on the same SIMOX SOI structures (see
part 3.2).
From studying the drain current relaxation (see part 2.4) at
different temperature the activation energy of discharging
process that has been equaled to 0.65 eV has been esti-
mated [15]. It has been suggested that electron trapping is
associated with multiphonon emission processes, which are
an inherent feature of oxygen vacancy defect (E0-center) in
dioxide [17].
Comparison of experimentally obtained trap parameters
with the published ones [1821] leads to conclusion that
the observed deep traps, responsible for high-temperature
instability in the BOX are possibly related to oxygen va-
cancies which are capable to trap and release the electrons
at high temperature [22, 23].
4.3. High-temperature kink-effect of front-channel FD
SOI n-MOSFET
Positive charge accumulation in the BOX of FD SOI IM
n-MOSFET can result in additional high-temperature in-
stability of the MOSFET [24, 25]. This phenomenon is
simply observed when the set of Isd-Vg characteristics is
measured in dependence of back-gate voltage changing at
high temperature. If, at first, the back-gate voltage is nega-
tive, the Isd-Vg curves show the jump of the current in the
vicinity of the zero gate voltage when the back-gate voltage
reaches the positive values (Fig. 10a). In the other case,
when in the beginning of the set of measurements the back-
gate voltage is positive, the Isd-Vg curves have a usual form
for all voltages at the substrate (Fig. 10b).
It is worthy noting that this current jump, as well as the
high-temperature kink-effect of back-channel MOSFET, de-
pends on the temperature of measurements and is cre-
ated by the above mentioned condition at the tempera-
tures higher than 200ÆC (Fig. 11). The observed phenom-
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Fig. 10. Source-drain current versus gate voltage for different
substrate voltages (Vbg) at 300
ÆC when substrate voltage is swept
from  30 V to +30 V (a) and from +30 V to  30 V (b).
Fig. 11. Source-drain current versus gate voltage for different
temperature and sequence of measurement.
ena were named as high-temperature kink-effect of front-
channel MOSFET [24].
In the papers [24, 25] the direct link of the drain current
jump in the front MOSFET and the positive charge creation
in the BOX has been demonstrated. Indeed, the application
of negative voltage to the substrate for 150 s at a tem-
perature 250ÆC leads only to a small shift of the Isd-Vg
curve towards more negative gate voltage values, showing
that some small positive charge is produced in the BOX
Fig. 12. Source-drain current versus gate voltage in dependence
on conditions of the substrate: (1) Vbg = 30 V, hold time is 0 s;
(2) Vbg = 30 V, hold time is 150 s; (3) Vbg = 0 V, hold time is
0 s after stressing at Vbg = 30 V for 150 s; (4) Vgb = 0 V, hold
time is 150 s.
Fig. 13. MEDICI simulation of the drain current „jump”. For
Vg > 0 the curve was calculated for the case of a uniform positive
charge distribution as a function of depth in the BOX. The positive
charge 3:5 1017 cm 3 is uniformly distributed within a distance
of 200 nm from the BOX/substrate interface. For Vg < 0 the curve
was calculated for the same positive charge distribution, but where
1:05 1012 cm 2 electron charge is located in the BOX near the
BOX/silicon film interface.
(curve 1 and 2 in Fig. 12). In this case as it was shown
in [15] the positive charge, compensated by electrons from
substrate, are accumulated in the BOX (see Fig. 8b). If the
substrate voltage is switched to zero, the discompensation
of the positive charge in the BOX (see Fig. 8c) takes place
and considerable current increase and formation of a cur-
rent jump appears (curve 3 in Fig. 12). After that, if the
drain, the source and the substrate are shortened for 150 s,
the values of the drain current and the magnitude of the
current jump decrease (curve 4 in Fig. 12). This attests
that the compensation of the positive charge in the BOX
(the process is shown in Fig. 8c) leads to the decrease of
the current jump in the Isd-Vg characteristics.
The phenomenon can be due to simultaneous influence of
two effects. The first one is related to gate voltage influence
(due to charge coupling effect) on trapping of electrons
from the back channel of the MOSFET into the electron
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traps located in the BOX near the BOX/silicon film interface
when the negative voltage applied to the gate. The second
one is associated with considerable positive charge built-
up into the BOX. At positive voltage applied to the gate
an electric field at the BOX/silicon film interface decreases
that leads to electrons release from the traps and increase
of drain current. 2D MEDICI simulation [26] of this effect
is presented in Fig. 13.
5. Conclusions
The developed complex of high-temperature methods for
SOI capacitors and MOSFETs allows the processes of
charge building up and neutralization in buried dielectrics
of SOI structures and effect of this charge on SOI MOSFET
operation to be studied.
In the LZMR SOI structures the BOX/semiconductor inter-
faces are almost electrically blocking up to 350ÆC, which
leads to small discharging of internal BOX charge through
these interfaces. The main processes of charge instability
at high temperature in LZMR SOI BOX are linked with
an ionic charge transport and determined by technological
process cleanness.
In SIMOX SOI structures the BOX/semiconductor inter-
faces (especially the BOX/substrate interface) are electri-
cally unblocking at temperatures above 200ÆC. This leads
to considerable charge exchange through these interfaces
at high temperatures. The building up of positive charge
in SIMOX BOX and its neutralization is determined by
charging processes of structural defects located near the
BOX/substrate interface (for example, oxygen vacancies and
oxygen vacancy complexes).
Positive charge incorporated into SIMOX BOX can lead
to instability of the MOSFET high-temperature opera-
tion, which appears as uncontrolled MOSFET thresh-
old voltage shift and drain current jump near zero gate
voltage.
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